A compact high switching frequency rapid capacitor charging supply was designed and implemented. The challenges of topology design, component selection and implementation are discussed. The end goal is a supply capable of achieving 40kW at 40kV on the output and 100-300V input. The gate driver design is discussed with particular emphasis on gate voltage rise-time and propagation delay. Switching frequencies from 100 kHz to 1 MHz are explored. Transformer and output voltage multiplier designs are also described with expected performance parameters based upon computer simulations.
I. INTRODUCTION
The design target for this supply is a burst mode capability of 40kW at 40kV for 10 sec with an input voltage of 100-300VDC. Thermally, the overall supply is operated adiabatically, with cooling for inter-burst and testing only. This presents many problems, but also opens the possibility of a very compact design. Because compactness is the dominate factor, high switching frequency is a must to reduce the size of the output transformer and multiplier capacitors.
Although many possibilities exist for design topologies including push-pull, resonant, semi-resonant, etc, a full bridge topology was chosen minimize the size and complexity of the transformer and to increase the SKM253B020, a MOSFET half bridge that can switch 250A at 200V and pulsed currents to 750A for Ims. In order to switch the MOSFET on and off, a gate driver was needed to provide the necessary currents for the MOSFETs. The Directed Energy Incorporated (DEI) DEIC420 MOSFET driver was selected due to its ability to source and sink high currents of up to 20A, its rapid voltage rise and fall times of 4ns, minimal propagation delay and maximum switching frequency of 45MHz. Snubber capacitors are chosen with a value of 2700pF to he placed across the input positive voltage source and the input negative voltage source.
B. Optical Isolation
In order to provide a high side to the gate driver and MOSFET, optical isolation was necessary. Chosen was Agilent Technologies' HCPL3120. The HCPL3120 was selected due to its minimal propagation delay (0.10 to 0.50 ps) compared to other products on the market and high switching speed (500 ns). Four optical isolators in total were used, two high side and two low side, in an effort to keep the propagation delay constant on all sides.
To properly isolate one side of the optical isolators from the other, DC-DC converters were required to power each isolator and MOSFET gate driver. Current calculations needed to be performed to determine power needed for a 15V DC-DC convener to power the isolators and MOSFET gates. Needing to calculate the current required to turn on the MOSFET, the equation for the charge of a capacitor is shown in equation (1) the optical isolators and drivers from the rest of the circuit.
C. PWM Generation
To switch at high frequency required a Pulse Width Modulated (PWM) signal generated to run the MOSFETs. Chosen for this setup was the Texas Instruments uc1825, an IC that is optimized for switch-mode power supplies. Care was taken to ensure minimal propagation delay across the logic gates of the circuit when it was designed by Texas Instruments. The IC was chosen due to its current and voltage control feedback monitors, which allows monitoring of the overall output voltage of the circuit and current monitoring of the MOSFET source. When these exceed the chosen values, the PWM chip sliuts itself off to protect the circuitry. A feedback controller circuit that monitors the, current limit and -~ twill be implemented as well.
*

D. Transformer
The output of the H-bridge design is a periodic square wave. A voltage multiplier in cascade is used to easily allow the voltage to be multiplied by using diodes to charge capacitors insenes and discharge them in parallel. , A voltage multiplier was chosen due to its simple nature , and-ease. of .testing and building. But the many stages .required to multiply 200V into 40kV would place much stress on the diodes, iii addition to not be& able to be switched as quickly as IMHz. So a transformer was placed in front of the multiplier with multiple taps to allow a 2 stage half wave multiplier to multiply the voltage and then combine it in series to yield the allotted 40kV without requiring exotic parts or special custom made ones.
To easily step up the voltage as noted before, a transformer is placed on the end of the circuit, Ansoft The multiplier setup is quite simple, the capacitors . ~ c h q e while the diodes only-allow them to charge in series, which takes minimal time. When the capacitors are discharged, the diodes only allow them to discharge in parallel, which increases the overall voltage of the circuit.
So each stage of diodes and capacitors doubles the previous input voltage. Simulations showed a maximum voltage of 4kV across the capacitors and diodes. 4kV across the diodes allowed selection of HVCA's UX-FOB ultra fast recovery high current diodes.
To determine the capacitor values, the energy delivered from the circuit needed to be specified. It was decided that 1W of energy needed to be delivered to the load, which was modeled as a capacitor. The relation of energy stored in a capacitor to the capacitance and voltage is given below in equation (2).
When substituting IkJ in for U and 40kV for V, the value of the capacitor needed to deliver the energy is found to be 1.25uF, of which a luF capacitor is used. For the multipliers, a lOnF is initially chosen
IILMODELING AND CONSTRUCTION
Originally the circuit is modeled in OrCAD 9 PSpice circuit simulation software. The H-bridge with a 1 0 1 turns ratio transformer is modeled along with the multiplier cascade below in figure (1) . Through simulation analysis, a lOnF capacitor is found to be the proper capacitor value to allow the multiplier to charge up within the lOms required. The results are shown in figure   ( 2) below. The board is laid out in an attempt to keep as compact an area as possible.
The H-bridge circuit implementation is constructed using the parts specified earlier, beginning with the PWM generating circuit. Surface mount resistors and capacitors are placed throughout in accordance to working at high frequencies. A giant ground plane is placed underneath the circuit as well to provide an easy ground with very large surface area. The leads between the capacitors and the PWM chip itself are minimized as much as possible to keep a compact circuit and to eliminate noise problems.
The optical isolator chips are placed using cumnt limiting resistors on the input to keep the current of the diode limited to around 13mA, which is under the 16mA manufacturer limitation.
IV. RESULTS
The propagation delay between the input signal and the output signal is approximately 250ns, which falls well within the range of the specification sheet. The output of the optical isolator is shown below in figure (3) .
The MOSFET gate drivers contain minimal propagation delay compared to the optical isolators. The resulting gate drive signal is accurate compared to the PWM signal generated by the circuit. The output of the MOSFET gate drivers for the high and low side is shown below in figure (4) . The output of the gate drivers begins to ring more noticeably once the MOSFETs are added to the circuit. Due to inductance of the lines, when the PWM frequency is higher than 300 kHz, even worse oscillations are present. These oscillations prevent the gate drive signal from reaching and staying at 0 as quickly as they should. The situation results in voltage shoot through problems where one part of the MOSFET is still on while the other is beginning to turn on, effectively disabling the H-bridge. Adding resistance to the output of the gate drivers is effective in reducing the ringing and oscillations which in, turn eliminates the cross conductance, hut at a cost of slower rise time. The ringing of the gate drive signal is show at bottom while the H-Bridge output is shown above in figure ( 5 ) below.
The transformer, built as described above, has an effective turns ratio of 10. When the input voltage was put at SO. the output voltagr u a s a slightly over 500. The output of a single coil plotted wilh the input voltage is shoun below in figure (6 
V. CONCLUSION Figure 6. Transformer input and output
The transformer input and output rise times are 92.57ns and '146.3411s respectively. They are plotted in figure (7):
The H-bridge and MOSFET gate driver design h3s been huilt and tested and yields satisfactory results. The transformer has been wrapped and built and testing has tiegun on it. The voltsee multioher carcade vields outnut -~~ waveform that have been multiplied by a factor of 4 using a slightly lower frequency to compensate for the problems found in the initial H-bridge board. Future implementations of the project will include an attempt at cleaner circuit boqd design arid smaller circuit board layouts. Potential future. implementations will also attempt to completely eliminate the multiplier stage from the system and keep just the H-tiridge and transformer in an attempt to operate the transformer pulsed and to obtain much higher voltages from the output.
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